what is best way to shit a specific arrange in verilog

Vote count:

0

Like title, I would like to learn a good way in verilog to shit specific arrange. For example, 10111000 => 10001110 that I move the 111 right 2 bits. If now the arrange width is not a constant , there are a good way to implement in verilog?

asked 17 secs ago

aaa SA

83